ADC Characteristics

Table 114. ADC Characteristics, Single Ended Channels

Symbol Parameter

Single Ended Conversion

10 Bits

Single Ended Conversion

V REF = 4V, V CC = 4V

1.5 LSB

ADC clock = 200 kHz Single Ended Conversion

V REF = 4V, V CC = 4V

3 LSB

ADC clock = 1 MHz

Absolute Accuracy

Single Ended Conversion

(Including INL, DNL, Quantization Error, Gain

CC ADC clock = 200 kHz

V = 4V, V = 4V

and Offset Error)

REF

1.5 LSB

Noise Reduction mode Single Ended Conversion

V REF = 4V, V CC = 4V

ADC clock = 1 MHz

3 LSB

Noise Reduction mode Single Ended Conversion

Integral Non-Linearity (INL)

V REF = 4V, V CC = 4V

0.75 LSB

ADC clock = 200 kHz Single Ended Conversion

Differential Non-Linearity (DNL)

V REF = 4V, V CC = 4V

0.25 LSB

ADC clock = 200 kHz Single Ended Conversion

Gain Error

V REF = 4V, V CC = 4V

0.75 LSB

ADC clock = 200 kHz Single Ended Conversion

Offset error

V REF = 4V, V CC = 4V

0.75 LSB

ADC clock = 200 kHz

Clock Frequency

50 1000 kHz Conversion Time

13 260 µs AVCC

Analog Supply Voltage

V CC - 0.3 (2)

V CC + 0.3 (3)

V REF Reference Voltage

2.0 AVCC

V IN Input Voltage

V ADC Conversion Output

GND

V REF

0 1023 LSB Input Bandwidth

38.5 kHz

2.3 2.56 2.7 V R REF

V INT Internal Voltage Reference

32 kΩ R AIN

Reference Input Resistance

MΩ Notes:

Analog Input Resistance

1. Values are guidelines only.

2. Minimum for AV CC is 2.7V.

3. Maximum for AV CC is 5.5V

Table 115. ADC Characteristics, Differential Channels

Symbol Parameter

10 Bits Resolution

Gain = 1x

Gain = 10x

10 Bits

Gain = 200x

10 Bits

Gain = 1x

V REF = 4V, V CC = 5V

18 LSB

ADC clock = 50 - 200 kHz Gain = 10x

Absolute Accuracy

V REF = 4V, V CC = 5V

18 LSB

ADC clock = 50 - 200 kHz Gain = 200x

V REF = 4V, V CC = 5V

6 LSB

ADC clock = 50 - 200 kHz Gain = 1x

V REF = 4V, V CC = 5V

0.75 LSB

ADC clock = 50 - 200 kHz

Integral Non-Linearity (INL)

Gain = 10x

(Accuracy after Calibration for Offset and

0.75 LSB Gain Error)

V REF = 4V, V CC = 5V

ADC clock = 50 - 200 kHz Gain = 200x

V REF = 4V, V CC = 5V

3.5 LSB

ADC clock = 50 - 200 kHz

1.7 % Gain Error

Gain = 1x

Gain = 10x

Gain = 200x

Gain = 1x

V REF = 4V, V CC = 5V

2 LSB

ADC clock = 50 - 200 kHz Gain = 10x

Offset Error

V REF = 4V, V CC = 5V

2.5 LSB

ADC clock = 50 - 200 kHz Gain = 200x

V REF = 4V, V CC = 5V

3.5 LSB

ADC clock = 50 - 200 kHz

Clock Frequency

50 200 kHz Conversion Time

65 260 µs AVCC

Analog Supply Voltage

V CC - 0.3 (2)

V CC + 0.3 (3)

V REF Reference Voltage

2.0 AVCC- 0.5

V IN Input Voltage

GND

V CC V

V DIFF Input Differential Voltage

V ADC Conversion Output

-V REF /Gain

V REF /Gain

511 LSB Input Bandwidth

ATmega8535(L)

Table 115. ADC Characteristics, Differential Channels (Continued)

Symbol Parameter

2.3 2.56 2.7 V R REF

V INT Internal Voltage Reference

32 kΩ R AIN

Reference Input Resistance

MΩ Notes:

Analog Input Resistance

1. Values are guidelines only.

2. Minimum for AVCC is 2.7V.

3. Maximum for AVCC is 5.5V.

ATmega8535 Typical The following charts show typical behavior. These figures are not tested during manu-

Characteristics

facturing. All current consumption measurements are performed with all I/O pins configured as inputs and with internal pull-ups enabled. A sine wave generator with rail- to-rail output is used as clock source.

The power consumption in Power-down mode is independent of clock selection. The current consumption is a function of several factors such as: Operating voltage,

operating frequency, loading of I/O pins, switching rate of I/O pins, code executed and ambient temperature. The dominating factors are operating voltage and frequency.

The current drawn from capacitive loaded pins may be estimated (for one pin) as

C L * V CC *f where C L = load capacitance, V CC = operating voltage and f = average switch-

ing frequency of I/O pin. The parts are characterized at frequencies higher than test limits. Parts are not guaran-

teed to function properly at frequencies higher than the ordering code indicates. The difference between current consumption in Power-down mode with Watchdog

Timer enabled and Power-down mode with Watchdog Timer disabled represents the differential current drawn by the Watchdog Timer.

Active Supply Current

Figure 130. Active Supply Current vs. Frequency (0.1 - 1.0 MHz)

ACTIVE SUPPLY CURRENT vs. FREQUENCY

3.0V 2.7V

Frequency (MHz)

ATmega8535(L)

Figure 131. Active Supply Current vs. Frequency (1 - 16 MHz)

ACTIVE SUPPLY CURRENT vs. FREQUENCY

(mA) I CC 10

3.3V

3.0V 5 2.7V

Frequency (MHz)

Figure 132. Active Supply Current vs. V CC (Internal RC Oscillator, 8 MHz)

ACTIVE SUPPLY CURRENT vs. V CC

INTERNAL RC OSCILLATOR, 8 MHz 18

-40 °C

25 °C

85 °C

10 (mA)

I CC 8 6 4 2

V CC (V)

Figure 133. Active Supply Current vs. V CC (Internal RC Oscillator, 4 MHz)

ACTIVE SUPPLY CURRENT vs. V CC

INTERNAL RC OSCILLATOR, 4 MHz 10

Figure 134. Active Supply Current vs. V CC (Internal RC Oscillator, 2 MHz)

ACTIVE SUPPLY CURRENT vs. V CC

INTERNAL RC OSCILLATOR, 2 MHz

25°C 85°C

ICC (mA)

ATmega8535(L)

Figure 135. Active Supply Current vs. V CC (Internal RC Oscillator, 1 MHz)

ACTIVE SUPPLY CURRENT vs. V CC

INTERNAL RC OSCILLATOR, 1 MHz 2.5

Figure 136. Active Supply Current vs. V CC (32 kHz External Oscillator)

ACTIVE SUPPLY CURRENT vs. V CC

32kHz EXTERNAL OSCILLATOR 0.08

(mA) 0.04 I CC

V CC (V)

Idle Supply Current

Figure 137. Idle Supply Current vs. Frequency (0.1 - 1.0 MHz)

IDLE SUPPLY CURRENT vs. FREQUENCY

Frequency (MHz)

Figure 138. Idle Supply Current vs. Frequency (1 - 16 MHz) IDLE SUPPLY CURRENT vs. FREQUENCY

2 3.0V 2.7V

Frequency (MHz)

ATmega8535(L)

Figure 139. Idle Supply Current vs. V CC (Internal RC Oscillator, 8 MHz)

IDLE SUPPLY CURRENT vs. V CC

INTERNAL RC OSCILLATOR, 8 MHz 10

Figure 140. Idle Supply Current vs. V CC (Internal RC Oscillator, 4 MHz)

IDLE SUPPLY CURRENT vs. V CC

INTERNAL RC OSCILLATOR, 4 MHz 5

-40 °C

25 °C 85 °C

3 (mA) 2.5

I CC 2

V CC (V)

Figure 141. Idle Supply Current vs. V CC (Internal RC Oscillator, 2 MHz)

IDLE SUPPLY CURRENT vs. V CC

INTERNAL RC OSCILLATOR, 2 MHz 2.5

Figure 142. Idle Supply Current vs. V CC (Internal RC Oscillator, 1 MHz)

IDLE SUPPLY CURRENT vs. V CC

INTERNAL RC OSCILLATOR, 1 MHz 1.2

(mA) 0.6 I CC

ATmega8535(L)

Figure 143. Idle Supply Current vs. V CC (32 kHz External Oscillator)

IDLE SUPPLY CURRENT vs. V CC

32kHz EXTERNAL OSCILLATOR 0.04

I CC 0.015

Power-Down Supply Current

Figure 144. Power-Down Supply Current vs. V CC (Watchdog Timer Disabled) POWER-DOWN SUPPLY CURRENT vs. V CC

WATCHDOG TIMER DISABLED 2.5

85 °C

-40 °C

(uA)

I CC

25 °C

V CC (V)

Figure 145. Power-Down Supply Current vs. V CC (Watchdog Timer Enabled)

POWER-DOWN SUPPLY CURRENT vs. V CC

WATCHDOG TIMER ENABLED 0.025

(mA) I CC 0.01

Power-Save Supply Current

Figure 146. Power-Save Supply Current vs. V CC (Watchdog Timer Disabled)

POWER-SAVE SUPPLY CURRENT vs. V CC

WATCHDOG TIMER DISABLED 16

ATmega8535(L)

Standby Supply Current

Figure 147. Standby Supply Current vs. V CC (455 kHz Resonator, Watchdog Timer

Disabled) STANDBY SUPPLY CURRENT vs. V CC

455 kHz RESONATOR, WATCHDOG TIMER DISABLED 9 0

Figure 148. Standby Supply Current vs. V CC (1 MHz Resonator, Watchdog Timer

Disabled) STANDBY SUPPLY CURRENT vs. V CC

1 MHz RESONATOR, WATCHDOG TIMER DISABLED 70

A ) 40 (u I CC 30

V CC (V)

Figure 149. Standby Supply Current vs. V CC (2 MHz Resonator, Watchdog Timer

Disabled) STANDBY SUPPLY CURRENT vs. V CC

2 MHz RESONATOR, WATCHDOG TIMER DISABLED 100

Figure 150. Standby Supply Current vs. V CC (2 MHz Xtal, Watchdog Timer Disabled)

STANDBY SUPPLY CURRENT vs. V CC

2 MHz XTAL, WATCHDOG TIMER DISABLED 100

ATmega8535(L)

Figure 151. Standby Supply Current vs. V CC (4 MHz Resonator, Watchdog Timer

Disabled) STANDBY SUPPLY CURRENT vs. V CC

4 MHz RESONATOR, WATCHDOG TIMER DISABLED 140

Figure 152. Standby Supply Current vs. V CC (4 MHz Xtal, Watchdog Timer Disabled)

STANDBY SUPPLY CURRENT vs. V CC

4 MHz XTAL, WATCHDOG TIMER DISABLED 140

(u I CC 60

V CC (V)

Figure 153. Standby Supply Current vs. V CC (6 MHz Resonator, Watchdog Timer

Disabled) STANDBY SUPPLY CURRENT vs. V CC

6 MHz RESONATOR, WATCHDOG TIMER DISABLED 180

(uA) I CC 80

Figure 154. Standby Supply Current vs. V CC (6 MHz Xtal, Watchdog Timer Disabled)

STANDBY SUPPLY CURRENT vs. V CC

6 MHz XTAL, WATCHDOG TIMER DISABLED 180

ATmega8535(L)

Pin Pullup

Figure 155. I/O Pin Pull-up Resistor Current vs. Input Voltage (V CC = 5V) I/O PIN PULL-UP RESISTOR CURRENT vs. INPUT VOLTAGE

Figure 156. I/O Pin Pull-up Resistor Current vs. Input Voltage (V CC = 2.7V) I/O PIN PULL-UP RESISTOR CURRENT vs. INPUT VOLTAGE

Vcc = 2.7V 80 85 °C

25 °C

-40 °C

50 (uA) 40

I OP 30

V OP (V)

Figure 157. Reset Pull-up Resistor Current vs. Reset Pin Voltage (V CC = 5V) RESET PULL-UP RESISTOR CURRENT vs. RESET PIN VOLTAGE

I RESET 40

0 1 2 3 V RESET (V)

Figure 158. Reset Pull-up Resistor Current vs. Reset Pin Voltage (V CC = 2.7V) RESET PULL-UP RESISTOR CURRENT vs. RESET PIN VOLTAGE

Vcc = 2.7V 60

(uA) 30 I RESET

V RESET (V)

ATmega8535(L)

Pin Driver Strength

Figure 159. I/O Pin Source Current vs. Output Voltage (V CC = 5V) I/O PIN SOURCE CURRENT vs. OUTPUT VOLTAGE

Figure 160. I/O Pin Source Current vs. Output Voltage (V CC = 2.7V) I/O PIN SOURCE CURRENT vs. OUTPUT VOLTAGE

Vcc = 2.7V 30

(mA) 15 I OH

V OH (V)

Figure 161. I/O Pin Sink Current vs. Output Voltage (V CC = 5V)

I/O PIN SINK CURRENT vs. OUTPUT VOLTAGE

Figure 162. I/O Pin Sink Current vs. Output Voltage (V CC = 2.7V) I/O PIN SINK CURRENT vs. OUTPUT VOLTAGE

Vcc = 2.7V 35

ATmega8535(L)

Pin Thresholds And

Figure 163. I/O Pin Input Threshold Voltage vs. V CC (V IH , I/O Pin Read As '1')

Hysteresis

I/O PIN INPUT THRESHOLD VOLTAGE vs. V CC

VIH, IO PIN READ AS '1' 2.5

Threshold (V)

Figure 164. I/O Pin Input Threshold Voltage vs. V CC (V IL , I/O Pin Read As '0') I/O PIN INPUT THRESHOLD VOLTAGE vs. V CC

VIL, IO PIN READ AS '0' 2

-40 °C 25 °C 85 °C

1 Threshold (V)

V CC (V)

Figure 165. I/O Pin Input Hysteresis vs. V CC

I/O PIN INPUT HYSTERESIS vs. V CC

d( 0.4 shol

Figure 166. Reset Input Threshold Voltage vs. V CC (V IH , Reset Pin Read As '1') RESET INPUT THRESHOLD VOLTAGE vs. V CC

VIH, IO PIN READ AS '1' 2.5

-40 °C 1.5

25 °C 85 °C

Threshold (V)

ATmega8535(L)

Figure 167. Reset Input Threshold Voltage vs. V CC (V IL , Reset Pin Read As '0') RESET INPUT THRESHOLD VOLTAGE vs. V CC

VIL, IO PIN READ AS '0' 3

Figure 168. Reset Input Pin Hysteresis vs. V CC

RESET INPUT PIN HYSTERESIS vs. V CC

Threshold (V)

0.2 85 °C

V CC (V)

BOD Thresholds And Analog

Figure 169. BOD Thresholds vs. Temperature (BOD Level is 4.0V)

Comparator Offset

BOD THRESHOLDS vs. TEMPERATURE

BOD LEVEL IS 4.0 V 4

Rising V CC 3.95

3.9 V )

d( shol 3.85

re h T

3.8 Falling V CC

Temperature (C)

Figure 170. BOD Thresholds vs. Temperature (BOD Level is 2.7V)

BOD THRESHOLDS vs. TEMPERATURE

BOD LEVEL IS 2.7 V 2.85

2.8 Rising V CC

2.65 Threshold (V) Falling V CC

Temperature (C)

ATmega8535(L)

Figure 171. Bandgap Voltage vs. V CC

BANDGAP vs. V CC

Bandgap Voltage (V) 1.214

Figure 172. Analog Comparator Offset Voltage vs. Common Mode Voltage (V CC = 5V) ANALOG COMPARATOR OFFSET VOLTAGE vs. COMMON MODE VOLTAGE

Vcc = 5V 0.002

Comparator Offset Voltage (V) -0.004

Common Mode Voltage (V)

Figure 173. Analog Comparator Offset Voltage vs. Common Mode Voltage (V CC =

2.7V)

ANALOG COMPARATOR OFFSET VOLTAGE vs. COMMON MODE VOLTAGE

Vcc = 2.7V 0.002

0.001 ) V tage ( 0

et Vol ffs -0.001

Common Mode Voltage (V)

Internal Oscillator Speed

Figure 174. Watchdog Oscillator Frequency vs. V CC

WATCHDOG OSCILLATOR FREQUENCY vs. V CC

(kHz) 1150 F RC

ATmega8535(L)

Figure 175. Calibrated 8 MHz RC Oscillator Frequency vs. Temperature CALIBRATED 8 MHz RC OSCILLATOR FREQUENCY vs. TEMPERATURE

Temp (C˚)

Figure 176. Calibrated 8 MHz RC Oscillator Frequency vs. V CC

CALIBRATED 8 MHz RC OSCILLATOR FREQUENCY vs. V CC

(MHz) 7.5 F RC 7.3

V CC (V)

Figure 177. Calibrated 8 MHz RC Oscillator Frequency vs. Osccal Value CALIBRATED 8 MHz RC OSCILLATOR FREQUENCY vs.OSCCAL VALUE

Hz) 10 (M F RC 8

0 16 32 48 64 80 9 6 112 128 144 160 176 192 208 224 240 OSCCAL VALUE

Figure 178. Calibrated 4 MHz RC Oscillator Frequency vs. Temperature CALIBRATED 4 MHz RC OSCILLATOR FREQUENCY vs. TEMPERATURE

Temp (C˚)

ATmega8535(L)

Figure 179. Calibrated 4 MHz RC Oscillator Frequency vs. V CC

CALIBRATED 4 MHz RC OSCILLATOR FREQUENCY vs. V CC

(MHz) 3.8 F RC 3.7

Figure 180. Calibrated 4 MHz RC Oscillator Frequency vs. Osccal Value CALIBRATED 4 MHz RC OSCILLATOR FREQUENCY vs. OSCCAL VALUE

(MHz) F RC 4

0 16 32 48 64 80 9 6 112 128 144 160 176 192 208 224 240 OSCCAL VALUE

Figure 181. Calibrated 2 MHz RC Oscillator Frequency vs. Temperature CALIBRATED 2 MHz RC OSCILLATOR FREQUENCY vs. TEMPERATURE

Temp (C˚)

Figure 182. Calibrated 2 MHz RC Oscillator Frequency vs. V CC

CALIBRATED 2 MHz RC OSCILLATOR FREQUENCY vs. V CC

(MHz) F RC 1.9

ATmega8535(L)

Figure 183. Calibrated 2 MHz RC Oscillator Frequency vs. Osccal Value CALIBRATED 2 MHz RC OSCILLATOR FREQUENCY vs. OSCCAL VALUE

0 16 32 48 64 80 9 6 112 128 144 160 176 192 208 224 240 OSCCAL VALUE

Figure 184. Calibrated 1 MHz RC Oscillator Frequency vs. Temperature CALIBRATED 1 MHz RC OSCILLATOR FREQUENCY vs. TEMPERATURE

F RC 0.96

Temp (C˚)

Figure 185. Calibrated 1 MHz RC Oscillator Frequency vs. V CC

CALIBRATED 1 MHz RC OSCILLATOR FREQUENCY vs. V CC

0.97 Hz) (M 0.95 F RC 0.93

Figure 186. Calibrated 1 MHz RC Oscillator Frequency vs. Osccal Value CALIBRATED 1 MHz RC OSCILLATOR FREQUENCY vs. OSCCAL VALUE

0 16 32 48 64 80 9 6 112 128 144 160 176 192 208 224 240 OSCCAL VALUE

ATmega8535(L)

Current Consumption Of

Figure 187. Brownout Detector Current vs. V CC

Peripheral Units

BROWNOUT DETECTOR CURRENT vs. V CC

(mA) I CC 0.01

Figure 188. ADC Current vs. V CC (AREF = AVCC) ADC CURRENT vs. V CC

AREF = AVCC 600

(uA) 300 I CC

V CC (V)

Figure 189. AREF External Reference Current vs. V CC

AREF EXTERNAL REFERENCE CURRENT vs. V CC

Figure 190. Analog Comparator Current vs. V CC

ANALOG COMPARATOR CURRENT vs. V CC

ATmega8535(L)

Figure 191. Programming Current vs. V CC

PROGRAMMING CURRENT vs. V CC

Current Consumption In

Figure 192. Reset Supply Current vs. V CC (0.1 - 1.0 MHz, Excluding Current Through

Reset And Reset Pulsewidth

The Reset Pull-up)

RESET SUPPLY CURRENT vs. V CC

0.1 - 1.0 MHz, EXCLUDING CURRENT THROUGH THE RESET PULLUP

4.5V 4.0V

3.0V 2.7V

Frequency (MHz)

Figure 193. Reset Supply Current vs. V CC (1 - 20 MHz, Excluding Current Through The

Reset Pull-up) RESET SUPPLY CURRENT vs. V CC

1 - 20 MHz, EXCLUDING CURRENT THROUGH THE RESET PULLUP

5.0V 4.5V

5 3.0V 2.7V

Frequency (MHz)

Figure 194. Reset Pulse Width vs. V CC

RESET PULSE WIDTH vs. V CC

25°C -40°C

ATmega8535(L)

Address Name

Bit 0 Page

C 10 0x3E (0x5E)

0x3F (0x5F) SREG

SP8 12 0x3D (0x5D)

SPH

SP9

SP0 12 0x3C (0x5C)

85 0x3B (0x5B)

OCR0

Timer/Counter0 Output Compare Register

IVCE 49, 69 0x3A (0x5A)

– 70 0x39 (0x59)

TOIE0 85, 115, 133 0x38 (0x58)

OCIE1A

OCIE1B

TOIE1

OCIE0

TOV0 86, 116, 134 0x37 (0x57)

OCF1A

OCF1B

TOV1

OCF0

SPMEN 228 0x36 (0x56)

TWIE 181 0x35 (0x55)

ISC00 32, 68 0x34 (0x54)

PORF 40, 69 0x33 (0x53)

CS00 83 0x32 (0x52)

85 0x31 (0x51)

TCNT0

Timer/Counter0 (8 Bits)

30 0x30 (0x50)

OSCCAL

Oscillator Calibration Register

PSR10 59,88,135,203,223 0x2F (0x4F)

WGM10 110 0x2E (0x4E)

TCCR1A

COM1A1

COM1A0

COM1B1

COM1B0

FOC1A

FOC1B

WGM11

CS10 113 0x2D (0x4D)

TCCR1B

114 0x2C (0x4C)

TCNT1H

Timer/Counter1 – Counter Register High Byte

114 0x2B (0x4B)

TCNT1L

Timer/Counter1 – Counter Register Low Byte

114 0x2A (0x4A)

OCR1AH

Timer/Counter1 – Output Compare Register A High Byte

114 0x29 (0x49)

OCR1AL

Timer/Counter1 – Output Compare Register A Low Byte

114 0x28 (0x48)

OCR1BH

Timer/Counter1 – Output Compare Register B High Byte

114 0x27 (0x47)

OCR1BL

Timer/Counter1 – Output Compare Register B Low Byte

114 0x26 (0x46)

ICR1H

Timer/Counter1 – Input Capture Register High Byte

114 0x25 (0x45)

ICR1L

Timer/Counter1 – Input Capture Register Low Byte

CS20 128 0x24 (0x44)

130 0x23 (0x43)

TCNT2

Timer/Counter2 (8 Bits)

131 0x22 (0x42)

OCR2

Timer/Counter2 Output Compare Register

TCR2UB 131 0x21 (0x41)

ASSR

AS2

TCN2UB

OCR2UB

WDP0 42 0x20 (1) (0x40) (1)

UCPOL 167 0x1F (0x3F)

EEAR8 19 0x1E (0x3E)

EEARH

19 0x1D (0x3D)

EEARL

EEPROM Address Register Low Byte

19 0x1C (0x3C)

EEDR

EEPROM Data Register

EERE 19 0x1B (0x3B)

PORTA0 66 0x1A (0x3A)

DDA0 66 0x19 (0x39)

PINA0 66 0x18 (0x38)

PORTB0 66 0x17 (0x37)

DDB0 66 0x16 (0x36)

PINB0 67 0x15 (0x35)

PORTC0 67 0x14 (0x34)

DDC0 67 0x13 (0x33)

PINC0 67 0x12 (0x32)

PORTD0 67 0x11 (0x31)

DDD0 67 0x10 (0x30)

PIND0 67 0x0F (0x2F)

143 0x0E (0x2E)

SPDR

SPI Data Register

SPI2X 143 0x0D (0x2D)

SPR0 141 0x0C (0x2C)

164 0x0B (0x2B)

UDR

USART I/O Data Register

MPCM 165 0x0A (0x2A)

TXB8 166 0x09 (0x29)

169 0x08 (0x28)

UBRRL

USART Baud Rate Register Low Byte

ACIS0 203 0x07 (0x27)

MUX0 219 0x06 (0x26)

ADPS0 221 0x05 (0x25)

222 0x04 (0x24)

ADCH

ADC Data Register High Byte

222 0x03 (0x23)

ADCL

ADC Data Register Low Byte

183 0x02 (0x22)

TWDR

Two-wire Serial Interface Data Register

TWGCE 183 0x01 (0x21)

TWAR

TWA6

TWA5

TWA4

TWA3

TWA2

TWA1

TWA0

TWSR

TWS7

TWS6

TWS5

TWS4

TWS3

TWPS1

TWPS0 183

Address Name

Bit 0 Page

0x00 (0x20) TWBR

Two-wire Serial Interface Bit Rate Register

Notes:

1. Refer to the USART description for details on how to access UBRRH and UCSRC.

2. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

3. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.

ATmega8535(L)

Instruction Set Summary

Mnemonics Operands

Flags #Clocks ARITHMETIC AND LOGIC INSTRUCTIONS

Z,C,N,V,H 1 ADC

Add two Registers

Rd ← Rd + Rr

Z,C,N,V,H 1 ADIW

Rd, Rr

Add with Carry two Registers

Rd ← Rd + Rr + C

Z,C,N,V,S 2 SUB

Rdl,K

Add Immediate to Word

Rdh:Rdl ← Rdh:Rdl + K

Z,C,N,V,H 1 SUBI

Rd, Rr

Subtract two Registers

Rd ← Rd - Rr

Z,C,N,V,H 1 SBC

Rd, K

Subtract Constant from Register

Rd ← Rd - K

Z,C,N,V,H 1 SBCI

Rd, Rr

Subtract with Carry two Registers

Rd ← Rd - Rr - C

Z,C,N,V,H 1 SBIW

Rd, K

Subtract with Carry Constant from Reg.

Rd ← Rd - K - C

Z,C,N,V,S 2 AND

Rdl,K

Subtract Immediate from Word

Rdh:Rdl ← Rdh:Rdl - K

Z,N,V 1 ANDI

Rd, Rr

Logical AND Registers

Rd ← Rd • Rr

Z,N,V 1 OR

Rd, K

Logical AND Register and Constant

Rd ← Rd • K

Z,N,V 1 ORI

Rd, Rr

Logical OR Registers

Rd ← Rd v Rr

Z,N,V 1 EOR

Rd, K

Logical OR Register and Constant

Rd ← Rd v K

Z,N,V 1 COM

Rd, Rr

Exclusive OR Registers

Rd ← Rd ⊕ Rr

Z,C,N,V 1 NEG

One’s Complement

Rd ← 0xFF − Rd

Z,C,N,V,H 1 SBR

Two’s Complement

Rd ← 0x00 − Rd

Z,N,V 1 CBR

Rd,K

Set Bit(s) in Register

Rd ← Rd v K

Z,N,V 1 INC

Rd,K

Clear Bit(s) in Register

Rd ← Rd • (0xFF - K)

Z,N,V 1 DEC

Z,N,V 1 TST

Z,N,V 1 CLR

Test for Zero or Minus

Rd ← Rd • Rd

Z,N,V 1 SER

Clear Register

Rd ← Rd ⊕ Rd

None 1 MUL

Set Register

Rd ← 0xFF

Z,C 2 MULS

Rd, Rr

Multiply Unsigned

R1:R0 ← Rd x Rr

Z,C 2 MULSU

Rd, Rr

Multiply Signed

R1:R0 ← Rd x Rr

Z,C 2 FMUL

Rd, Rr

Multiply Signed with Unsigned

R1:R0 ← Rd x Rr

Z,C 2 FMULS

Rd, Rr

Fractional Multiply Unsigned

R1:R0 ← (Rd x Rr) << 1

Z,C 2 FMULSU

Rd, Rr

Fractional Multiply Signed

R1:R0 ← (Rd x Rr) << 1

Rd, Rr

Fractional Multiply Signed with Unsigned

R1:R0 ← (Rd x Rr) << 1

Z,C 2

BRANCH INSTRUCTIONS

None 2 IJMP

RJMP k

Relative Jump

PC ← PC + k + 1

None 2 RCALL

Indirect Jump to (Z)

PC ← Z

None 3 ICALL

Relative Subroutine Call

PC ← PC + k + 1

None 3 RET

Indirect Call to (Z)

PC ← Z

None 4 RETI

Subroutine Return

PC ← STACK

I 4 CPSE

Interrupt Return

PC ← STACK

None 1/2/3 CP

Rd,Rr

Compare, Skip if Equal

if (Rd = Rr) PC ← PC + 2 or 3

Z, N,V,C,H 1 CPC

Rd,Rr

Compare

Rd − Rr

Z, N,V,C,H 1 CPI

Rd,Rr

Compare with Carry

Rd − Rr − C

Z, N,V,C,H 1 SBRC

Rd,K

Compare Register with Immediate

Rd − K

None 1/2/3 SBRS

Rr, b

Skip if Bit in Register Cleared

if (Rr(b)=0) PC ← PC + 2 or 3

None 1/2/3 SBIC

Rr, b

Skip if Bit in Register is Set

if (Rr(b)=1) PC ← PC + 2 or 3

None 1/2/3 SBIS

P, b

Skip if Bit in I/O Register Cleared

if (P(b)=0) PC ← PC + 2 or 3

None 1/2/3 BRBS

P, b

Skip if Bit in I/O Register is Set

if (P(b)=1) PC ← PC + 2 or 3

None 1/2 BRBC

s, k

Branch if Status Flag Set

if (SREG(s) = 1) then PC←PC+k + 1

None 1/2 BREQ

s, k

Branch if Status Flag Cleared

if (SREG(s) = 0) then PC←PC+k + 1

None 1/2 BRNE

Branch if Equal

if (Z = 1) then PC ← PC + k + 1

None 1/2 BRCS

Branch if Not Equal

if (Z = 0) then PC ← PC + k + 1

None 1/2 BRCC

Branch if Carry Set

if (C = 1) then PC ← PC + k + 1

None 1/2 BRSH

Branch if Carry Cleared

if (C = 0) then PC ← PC + k + 1

None 1/2 BRLO

Branch if Same or Higher

if (C = 0) then PC ← PC + k + 1

None 1/2 BRMI

Branch if Lower

if (C = 1) then PC ← PC + k + 1

None 1/2 BRPL

Branch if Minus

if (N = 1) then PC ← PC + k + 1

None 1/2 BRGE

Branch if Plus

if (N = 0) then PC ← PC + k + 1

None 1/2 BRLT

Branch if Greater or Equal, Signed

if (N ⊕ V= 0) then PC ← PC + k + 1

None 1/2 BRHS

Branch if Less Than Zero, Signed

if (N ⊕ V= 1) then PC ← PC + k + 1

None 1/2 BRHC

Branch if Half Carry Flag Set

if (H = 1) then PC ← PC + k + 1

None 1/2 BRTS

Branch if Half Carry Flag Cleared

if (H = 0) then PC ← PC + k + 1

None 1/2 BRTC

Branch if T Flag Set

if (T = 1) then PC ← PC + k + 1

None 1/2 BRVS

Branch if T Flag Cleared

if (T = 0) then PC ← PC + k + 1

None 1/2 BRVC

Branch if Overflow Flag is Set

if (V = 1) then PC ← PC + k + 1

None 1/2 BRIE

Branch if Overflow Flag is Cleared

if (V = 0) then PC ← PC + k + 1

None 1/2 BRID

Branch if Interrupt Enabled

if ( I = 1) then PC ← PC + k + 1

Branch if Interrupt Disabled

if ( I = 0) then PC ← PC + k + 1

None 1/2

DATA TRANSFER INSTRUCTIONS

Mnemonics Operands

Description

Operation

Flags #Clocks

MOV Rd, Rr

None 1 MOVW

Move Between Registers

Rd ← Rr

None 1 LDI

Rd, Rr

Copy Register Word

Rd+1:Rd ← Rr+1:Rr

None 1 LD

Rd, K

Load Immediate

Rd ← K

None 2 LD

Rd, X

Load Indirect

Rd ← (X)

None 2 LD

Rd, X+

Load Indirect and Post-Inc.

Rd ← (X), X ← X + 1

None 2 LD

Rd, - X

Load Indirect and Pre-Dec.

X ← X - 1, Rd ← (X)

None 2 LD

Rd, Y

Load Indirect

Rd ← (Y)

None 2 LD

Rd, Y+

Load Indirect and Post-Inc.

Rd ← (Y), Y ← Y + 1

None 2 LDD

Rd, - Y

Load Indirect and Pre-Dec.

Y ← Y - 1, Rd ← (Y)

None 2 LD

Rd,Y+q

Load Indirect with Displacement

Rd ← (Y + q)

None 2 LD

Rd, Z

Load Indirect

Rd ← (Z)

None 2 LD

Rd, Z+

Load Indirect and Post-Inc.

Rd ← (Z), Z ← Z+1

None 2 LDD

Rd, -Z

Load Indirect and Pre-Dec.

Z ← Z - 1, Rd ← (Z)

None 2 LDS

Rd, Z+q

Load Indirect with Displacement

Rd ← (Z + q)

None 2 ST

Rd, k

Load Direct from SRAM

Rd ← (k)

None 2 ST

X, Rr

Store Indirect

(X) ← Rr

None 2 ST

X+, Rr

Store Indirect and Post-Inc.

(X) ← Rr, X ← X + 1

None 2 ST

- X, Rr

Store Indirect and Pre-Dec.

X ← X - 1, (X) ← Rr

None 2 ST

Y, Rr

Store Indirect

(Y) ← Rr

None 2 ST

Y+, Rr

Store Indirect and Post-Inc.

(Y) ← Rr, Y ← Y + 1

None 2 STD

- Y, Rr

Store Indirect and Pre-Dec.

Y ← Y - 1, (Y) ← Rr

None 2 ST

Y+q,Rr

Store Indirect with Displacement

(Y + q) ← Rr

None 2 ST

Z, Rr

Store Indirect

(Z) ← Rr

None 2 ST

Z+, Rr

Store Indirect and Post-Inc.

(Z) ← Rr, Z ← Z + 1

None 2 STD

-Z, Rr

Store Indirect and Pre-Dec.

Z ← Z - 1, (Z) ← Rr

None 2 STS

Z+q,Rr

Store Indirect with Displacement

(Z + q) ← Rr

None 2 LPM

k, Rr

Store Direct to SRAM

(k) ← Rr

None 3 LPM

Load Program Memory

R0 ← (Z)

None 3 LPM

Rd, Z

Load Program Memory

Rd ← (Z)

None 3 SPM

Rd, Z+

Load Program Memory and Post-Inc

Rd ← (Z), Z ← Z+1

None - IN

Store Program Memory

(Z) ← R1:R0

None 1 OUT

Rd, P

In Port

Rd ← P

None 1 PUSH

P, Rr

Out Port

P ← Rr

None 2 POP

Push Register on Stack

STACK ← Rr

Pop Register from Stack

Rd ← STACK

None 2

BIT AND BIT-TEST INSTRUCTIONS

SBI P,b

None 2 CBI

Set Bit in I/O Register

I/O(P,b) ← 1

None 2 LSL

P,b

Clear Bit in I/O Register

I/O(P,b) ← 0

Z,C,N,V 1 LSR

Logical Shift Left

Rd(n+1) ← Rd(n), Rd(0) ← 0

Z,C,N,V 1 ROL

Logical Shift Right

Rd(n) ← Rd(n+1), Rd(7) ← 0

Z,C,N,V 1 ROR

Rotate Left Through Carry

Rd(0)←C,Rd(n+1)← Rd(n),C←Rd(7)

Z,C,N,V 1 ASR

Rotate Right Through Carry

Rd(7)←C,Rd(n)← Rd(n+1),C←Rd(0)

Z,C,N,V 1 SWAP

Arithmetic Shift Right

Rd(n) ← Rd(n+1), n=0..6

None 1 BSET

Swap Nibbles

Rd(3..0)←Rd(7..4),Rd(7..4)←Rd(3..0)

SREG(s) 1 BCLR

Flag Set

SREG(s) ← 1

SREG(s) 1 BST

Flag Clear

SREG(s) ← 0

T 1 BLD

Rr, b

Bit Store from Register to T

T ← Rr(b)

None 1 SEC

Rd, b

Bit load from T to Register

Rd(b) ← T

C 1 CLC

Set Carry

C← 1

C 1 SEN

Clear Carry

C←0

N 1 CLN

Set Negative Flag

N← 1

N 1 SEZ

Clear Negative Flag

N←0

Z 1 CLZ

Set Zero Flag

Z← 1

Z 1 SEI

Clear Zero Flag

Z←0

I 1 CLI

Global Interrupt Enable

I← 1

I 1 SES

Global Interrupt Disable

I←0

S 1 CLS

Set Signed Test Flag

S← 1

S 1 SEV

Clear Signed Test Flag

S←0

V 1 CLV

Set Twos Complement Overflow.

V← 1

V 1 SET

Clear Twos Complement Overflow

V←0

T 1 CLT

Set T in SREG

T← 1

T 1 SEH

Clear T in SREG

T←0

H 1 CLH

Set Half Carry Flag in SREG

H← 1

Clear Half Carry Flag in SREG

H←0

MCU CONTROL INSTRUCTIONS

NOP

No Operation

None 1

ATmega8535(L)

Mnemonics Operands

Description

Operation

Flags #Clocks

SLEEP

None 1 WDR

Sleep

(see specific descr. for Sleep function)

None 1 BREAK

Watchdog Reset

(see specific descr. for WDR/Timer)

Break

For On-chip Debug Only

None N/A

Ordering Information

Speed (MHz)

Power Supply

Ordering Code

Package (1)

Operation Range

ATmega8535L-8AC

44A

ATmega8535L-8PC

40P6

Commercial

ATmega8535L-8JC

44J

( 0°C to 70°C)

ATmega8535L-8MC

44M1

ATmega8535L-8AI

44A

ATmega8535L-8PI

40P6

8 2.7 - 5.5V

ATmega8535L-8JI

44J

ATmega8535L-8MI

44M1

Industrial

ATmega8535L-8AU (2)

44A

(-4 0°C to 85°C)

ATmega8535L-8PU (2)

40P6

ATmega8535L-8JU (2)

44J

ATmega8535L-8MU (2)

44M1

ATmega8535-16AC

44A

ATmega8535-16PC

40P6

Commercial

ATmega8535-16JC

44J

( 0°C to 70°C)

ATmega8535-16MC

44M1

ATmega8535-16AI

44A

ATmega8535-16PI

40P6

16 4.5 - 5.5V

ATmega8535-16JI

44J

ATmega8535-16MI

44M1

Industrial

ATmega8535-16AU (2)

44A

(-4 0°C to 85°C)

ATmega8535-16PU (2)

40P6

ATmega8535-16JU (2)

44J

ATmega8535-16MU (2)

44M1

Note:

1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities..

2. Pb-free packaging alternative, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive).Also Halide free and fully Green.

ATmega8535(L)

Package Type

44A

44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)

40P6

40-pin, 0.600” Wide, Plastic Dual Inline Package (PDIP)

44J

44-lead, Plastic J-leaded Chip Carrier (PLCC)

44M1-A

44-pad, 7 x 7 x 1.0 mm body, lead pitch 0.50 mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)

Packaging Information 44A

PIN 1

B PIN 1 IDENTIFIER

COMMON DIMENSIONS

(Unit of Measure = mm)

MAX NOTE

A1 0.05 –

0.15 A2 0.95 1.00 1.05 D 11.75 12.00 12.25 D1 9.90 10.00 10.10 Note 2 E 11.75 12.00 12.25

Notes: 1. This package conforms to JEDEC reference MS-026, Variation ACB. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable

E1 9.90 10.00 10.10 Note 2 protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum

0.45 B 0.30 plastic body size dimensions including mold mismatch. 3. Lead coplanarity is 0.10 mm maximum.

0.75 e 0.80 TYP

TITLE

DRAWING NO. REV.

2325 Orchard Parkway

San Jose, CA 95131 44A B

44A, 44-lead, 10 x 10 mm Body Size, 1.0 mm Body Thickness,

0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)

ATmega8535(L)

40P6

D PIN

SEATING PLANE

B B1

COMMON DIMENSIONS

C 0º ~ 15º

REF

(Unit of Measure = mm)

MAX NOTE

1. This package conforms to JEDEC reference MS-011, Variation AC.

1.651 2. Dimensions D and E1 do not include mold Flash or Protrusion.

B1 1.041

3.556 Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

e 2.540 TYP

TITLE

DRAWING NO. REV.

2325 Orchard Parkway

40P6 , 40-lead (0.600"/15.24 mm Wide) Plastic Dual

San Jose, CA 95131

Inline Package (PDIP)

40P6 B

44J

E1 E B1 D2/E2

e D1 A2

D A1 A

0.51(0.020)MAX 45˚ MAX (3X)

COMMON DIMENSIONS

(Unit of Measure = mm)

MAX NOTE

1. This package conforms to JEDEC reference MS-018, Variation AC. 2. Dimensions D1 and E1 do not include mold protrusion.

16.662 Note 2 Allowable protrusion is .010"(0.254 mm) per side. Dimension D1

E1 16.510

16.002 and E1 include mold mismatch and are measured at the extreme

D2/E2 14.986

material condition at the upper or lower parting line.

0.813 3. Lead coplanarity is 0.004" (0.102 mm) maximum.

e 1.270 TYP

TITLE

DRAWING NO. REV.

2325 Orchard Parkway

San Jose, CA 95131 44J B

44J , 44-lead, Plastic J-leaded Chip Carrier (PLCC)

ATmega8535(L)

44M1-A

Marked Pin# 1 ID

S EATING PLANE

A1 A3

TOP VIEW

D2 Pin #1 Corner

S IDE VIEW

Pin #1

2 Triangle

1 Option A

3 COMMON DIMENSIONS

(Unit of Measure = mm) E2

S YMBOL

MIN

NOM

MAX NOTE

Option B

Pin #1

A 0.80 0.90 1.00

Chamfer (C 0.30)

A1 –

0.02 0.05 A3 0.25 REF

Option C

Pin #1 b e Notch

BOTTOM VIEW

E2 5.00 5.20 5.40

e 0.50 BSC

0.59 0.64 0.69 Note: JEDEC Standard MO-220, Fig. 1 (SAW Singulation) VKKD-3.

TITLE

DRAWING NO. REV.

2325 Orchard Parkway

San Jose, CA 95131 44M1 , 44-pad, 7 x 7 x 1.0 mm Body, Lead Pitch 0.50 mm, 44M1 G

5.20 mm Exposed Pad, Micro Lead Frame Package (MLF)

Errata

The revision letter refer to the device revision.

ATmega8535

• First Analog Comparator conversion may be delayed

Rev. A and B

• Asynchronous Oscillator does not stop in Power-down

1. First Analog Comparator conversion may be delayed

If the device is powered by a slow rising V CC , the first Analog Comparator conver-

sion will take longer than expected on some devices.

Problem Fix/Workaround

When the device has been powered or reset, disable then enable the Analog Com- parator before the first conversion.

2. Asynchronous Oscillator does not stop in Power-down

The asynchronous oscillator does not stop when entering Power-down mode. This leads to higher power consumption than expected.

Problem Fix/Workaround

Manually disable the asynchronous timer before entering Power-down.

ATmega8535(L)

Datasheet Revision

Please note that the referring page numbers in this section are referring to this docu-

History

ment. The referring revision in this section are referring to the document revision.

Changes from Rev.

1. Updated TOP/BOTTOM description for all Timer/Counters Fast PWM mode.

2502J- 08/06 to Rev. 2502K- 10/06

2. Updated “Errata” on page 310.

Changes from Rev.

1. Updated “Ordering Information” on page 304.

2502I- 06/06 to Rev. 2502J- 08/06

Changes from Rev.

1. Updated code example “USART Initialization” on page 150.

2502H- 04/06 to Rev. 2502I- 06/06

Changes from Rev.

1. Added “Resources” on page 6.

2502G- 04/05 to Rev. 2502H- 04/06

2. Updated Table 7 on page 29, Table 17 on page 42 and Table 111 on page 258.

3. Updated “Serial Peripheral Interface – SPI” on page 136.

4. Updated note in “Bit Rate Generator Unit” on page 180.

Changes from Rev.

1. Removed “Preliminary” and TBD’s.

2502F- 06/04 to Rev. 2502G- 04/05

2. Updated Table 37 on page 69 and Table 113 on page 261.

3. Updated “Electrical Characteristics” on page 255.

4. Updated “Ordering Information” on page 304.

Changes from Rev.

1. MLF-package alternative changed to “Quad Flat No-Lead/Micro Lead Frame

2502E-12/03 to Rev.

Package QFN/MLF”.

2502G-06/04 Changes from Rev.

1. Updated “Reset Characteristics” on page 37.

2502E-12/03 to Rev. 2502F-06/04

2. Updated SPH in “Stack Pointer” on page 12.

3. Updated C code in “USART Initialization” on page 150.

4. Updated “Errata” on page 310.

Changes from Rev.

1. Updated “Calibrated Internal RC Oscillator” on page 29.

2502D-09/03 to Rev. 2502E-12/03

2. Added section “Errata” on page 310.

Changes from Rev.

1. Removed “Advance Information” and some TBD’s from the datasheet.

2502C-04/03 to Rev. 2502D-09/03

2. Added note to “Pinout ATmega8535” on page 2.

3. Updated “Reset Characteristics” on page 37.

4. Updated “Absolute Maximum Ratings” and “DC Characteristics” in “Electrical Characteristics” on page 255.

5. Updated Table 111 on page 258.

6. Updated “ADC Characteristics” on page 263.

7. Updated “ATmega8535 Typical Characteristics” on page 266.

8. Removed CALL and JMP instructions from code examples and “Instruction Set Summary” on page 301.

Changes from Rev.

1. Updated “Packaging Information” on page 306.

2502B-09/02 to Rev. 2502C-04/03

2. Updated Figure 1 on page 2, Figure 84 on page 179, Figure 85 on page 185, Figure 87 on page 191, Figure 98 on page 207.

3. Added the section “EEPROM Write During Power-down Sleep Mode” on page

4. Removed the references to the application notes “Multi-purpose Oscillator” and “32 kHz Crystal Oscillator”, which do not exist.

5. Updated code examples on page 44.

6. Removed ADHSM bit.

7. Renamed Port D pin ICP to ICP1. See “Alternate Functions of Port D” on page

8. Added information about PWM symmetry for Timer 0 on page 79 and Timer 2 on page 126.

9. Updated Table 68 on page 169, Table 75 on page 190, Table 76 on page 193, Table 77 on page 196, Table 108 on page 253, Table 113 on page 261.

10. Updated description on “Bit 5 – TWSTA: TWI START Condition Bit” on page 182.

11. Updated the description in “Filling the Temporary Buffer (Page Loading)” and “Performing a Page Write” on page 231.

12. Removed the section description in “SPI Serial Programming Characteristics” on page 254.

13. Updated “Electrical Characteristics” on page 255.

ATmega8535(L)

14. Updated “ADC Characteristics” on page 263.

14. Updated “Register Summary” on page 299.

15. Various Timer 1 corrections.

16. Added WD_FUSE period in Table 108 on page 253.

Changes from Rev.

1. Canged the Endurance on the Flash to 10,000 Write/Erase Cycles.

2502A-06/02 to Rev. 2502B-09/02

314

ATmega8535(L)

Atmel Corporation

Atmel Operations

2325 Orchard Parkway

Memory

RF/Automotive

San Jose, CA 95131, USA

Theresienstrasse 2 Tel: 1(408) 441-0311

2325 Orchard Parkway

Postfach 3535 Fax: 1(408) 487-2600

San Jose, CA 95131, USA

Tel: 1(408) 441-0311

74025 Heilbronn, Germany

Fax: 1(408) 436-4314

Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

Regional Headquarters

Microcontrollers

Europe

1150 East Cheyenne Mtn. Blvd. Atmel Sarl

2325 Orchard Parkway

Colorado Springs, CO 80906, USA Route des Arsenaux 41

San Jose, CA 95131, USA

Tel: 1(719) 576-3300 Case Postale 80

Tel: 1(408) 441-0311

Fax: 1(719) 540-1759 CH-1705 Fribourg

Fax: 1(408) 436-4314

Switzerland

La Chantrerie

Biometrics/Imaging/Hi-Rel MPU/

Tel: (41) 26-426-5555

BP 70602

High Speed Converters/RF Datacom

Fax: (41) 26-426-5500

44306 Nantes Cedex 3, France

Avenue de Rochepleine

Tel: (33) 2-40-18-18-18

BP 123

Asia

38521 Saint-Egreve Cedex, France Room 1219

Fax: (33) 2-40-18-19-60

Tel: (33) 4-76-58-30-00 Chinachem Golden Plaza

ASIC/ASSP/Smart Cards

Fax: (33) 4-76-58-34-80

77 Mody Road Tsimshatsui

Zone Industrielle

East Kowloon

13106 Rousset Cedex, France

Hong Kong

Tel: (33) 4-42-53-60-00

Tel: (852) 2721-9778

Fax: (33) 4-42-53-60-01

Fax: (852) 2722-1369

1150 East Cheyenne Mtn. Blvd.

Japan

Colorado Springs, CO 80906, USA

9F, Tonetsu Shinkawa Bldg.

Tel: 1(719) 576-3300

1-24-8 Shinkawa

Fax: 1(719) 540-1759

Chuo-ku, Tokyo 104-0033 Japan

Scottish Enterprise Technology Park

Tel: (81) 3-3523-3551

Maxwell Building

Fax: (81) 3-3523-7581

East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

Literature Requests

www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI-

TIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN- TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT

OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Atmel’s products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2006 Atmel Corporation . All rights reserved. Atmel ® , logo and combinations thereof, Everywhere You Are ® , AVR ® , and others are the trademarks or registered trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

2502K–AVR–10/06

ADC Characteristics