M El Hachemi Benbouzid France

Copy separated proble specia MAT build Simuli Simuli const among runni start Simuli Tim capabi autom source appli 7 shows com real interfacing bus processor addresses L is analog [15]. Simuli DI opyrigh The separated problem This special MATLA build Simulink. Simulink constitue among running start and Simulink Time Worksho capabilitie automatic source co applicatio shows Using communi real equip interfac bus for The process address L is a type This analog [15]. Refer Simulink In th DI com right © IV. The mo eparated roblem in This pro pecial MATLAB a dy Simulink. Simulink constitue among the nning th tart and s Simulink can ime Work capabilities automatical ource cod application shows RT Using communicat real equipmen terfacing for attach The d rocessor addresses is a type o This PCI analog out Refer sect Simulink can n this I compo t © 201 IV. he modeli rated field blem in pract his problem ial hard MATLABSimu a dyna link. Fir link mod titue time g the in the and stop link can e Worksh bilities omatically ce code fro cations. ws RTW Fig sing Ex munication equipment rfacing compo for attachi he devices essor dire esses of the a type of PCI his PCI h g output V. efer section link can b is pict compone 2013 Pra

IV. M

odeling fields practice, re problem hardware BSimuli dynamic First, nk model time- the inpu the Simu d stop co nk can be orkshop ties of ically gen ode from ions. The RTW cod Fig. 7 Extern nication o equipment th ng compo ttaching evices directl of the ype of PCI t PCI have outputs, 1 V. section nk can buil picture ponent o 3 Praise Matlab deling, simu fields. The practice, res roblem can ardware Simulink mic sys First, cre odel edi -depen e inputs, Simulin op comman can be imp rkshop RT of ly generat e from Simu The cod RTW code g 7. RTW External cation on a throug compone aching hardware ices in PCI directly t f the proce e of PCI that PCI have 16 puts, 16 a The ection II.3 can build as icture, Hal nent of R raise Wo Matlab simulation The deep practice, research oblem can hardware and ulink envir ic system creating del editor, dependent nputs, model imulink command be implem RTW of MA generate from Simulink he code code generati RTW co xternal m n on a real through an ponents hardware in PCI ctly to processors CI that used have 16 digita s, 16 analog The P n II.3 and build as show Hall nt of RTW. Worthy MatlabSimulink simulation The deep actice, research can be are and ulink environm system creating editor, dependent model ulink model mand [13] implemen RTW. MATLAB generates, packa Simulink code generate code generati TW code g External mode a real- through an i ponents is P hardware d n PCI slot ctly to the processors that used 16 digita 16 analog The Prop II.3 and III. as show Hall sensor of RTW. rthy Prize MatlabSimu ulation a deep gap esearch and be bridge and nvironment tem there ating a blo editor, in dependent m model model and [13] lemented TW. R MATLAB s, package ulink mode generates eneration code gene mode -time h an interfa ts is PCI. hardware device CI slot w to the proce essors addre t used in this digital o analog input The Propose 3 and III.3, shown in ll sensors TW. The Prize S.r atlabSimulink tion and eep gap arch and edu e bridged and sof ironment there is g a bloc in the nt mathem and odel in [13]. Sim ented in RTW TLAB packages, ink models enerates ration proc e generatio ode, the time, be an interfaci is PCI. PC re devices slot will the processor ors address ed in this ital outpu log input e Proposed d III.3, con own in Fig. sensors con The DI ze S.r.l. imulink n and the gap amo and educat ridged th software ment. In ere is two a block n the grap mathemat and out el in the Simul ted in real TW Simu ackages, co models to erates in roces neration pro , the between terfacing PCI. PCI evices in a t will be processo address s in this res utputs, input and roposed Con III.3, contro in Fig. ors conn he DI sho .l. - All rig Simulink and PC d the real among d educati ged throu software n this two- lock diagra the graphi athematical d output n the cer Simulation in real ti is an Simulink ackages, comp models to real C lang rocess. tion process the between rfacing com I. PCI is a in a will be cessor b ress space is research. tputs, 16 put and 3 oposed Contr III.3, control 8. connect DI should All rights ulink and P he real pl mong thes ducation. ed through tware d this env -step k diagram graphical matical outputs. he certain ulation ci real time, is an ex mulink , compiles s to real languag . process [13 he system etween Simu ing compo is a lo in a comp be conn ssor bus s space research. ts, 16 digi and 3 chan d Control control mod connect to should be g Sujan rights re k and PCI real plant ng these cation. hrough th ware direct his environme step proces diagram raphical form hematical relat puts. The certain ation circ real time, us an exte link th compiles real-time language ess [13] system en Simul component local computer connected bus in [14]. arch. 16 digital 3 channel ontrol rol modell ct to Dig be prec Sujanarko ts reserv and PCI real plant are these beco gh the us directly environm ep proces usin hical form al relatio s. The tain time on circuit e, using extensi k that and time so anguage [13 stem Simulink ponent. On local comp mputer. nnected in as [14]. PCI1 digital inpu channels ontrol odelling to Digital be preced anarko, erved plant are t hese become the use directly environment, process w using ical form relationsh The seco time usi circuit in using Real extension that and buil softw guage [13]. F enables ulink and ponent. One comput . connected to assigne 14]. PCI1711 ital inputs, hannels Tim odelling using Digital Inpu be preceded , Bam are three become a the use of ectly in nment, to cess with sing the and tionships second, using uit in the Real nsion of that can and builds software [13]. Fig. enables ulink and a ponent. One of computer d to the assigned PCI1711 inputs, 2 ls Timer ng using igital Input ceded by Bambang 1903 hree me a use of ectly in ent, to with g the and ships econd, using in the Real- n of can builds ftware ]. Fig. nables and a One of puter the igned I1711 puts, 2 Timer using Digital Input ed by bang S 1903 set lev to w in fro op ex sig co [1 in in an res PW tak Si Si ng Sri Ka settin levels DO to Q wirin Tri invert Th from optoc experi signa corres [12] invert invert and Fi research. PWM So taken Simu Th Simu Inte setting levels. DO, wh to Q 6 to wiring bo Trigger inverter ci This ci from th optocoup experien signals correspo [12] the inverter. inverter, and Fig. research. PWM freq Some taken b Simulink VI.1 The f Simulink Kaloko Interna the The , which to the ring board Trigger s verter circu This circu the tocoupler periencing which rrespondin the sign verter. Fig verter, wh d Fig. 1 earch. So M frequency an Some of aken by t ulink. VI.1. The first ulink co Kaloko, M rnation the chan The same , which us to the dri board PCL Fig gger sign er circuit, wi is circuit invert ouplers eriencing th which h ponding t he signal Fig. er, while Fig. 11 sh earch. Some frequency me of th by tool VI. VI.1. irst con ink contro Moh. tional Re the channel he same used the driver board PCLD Fig. 8. Trigger signals circuit, will circuit must inverter. and ncing the for hich had onding to signals then Fig. 9 show while Fig. shows Some varia requency and of these by toolboxe VI. Simulin irst control nk control m oh. Hasan l Review channels same settin used to conn driver ci board PCLD 8710 . Cont ignals from it, will be it must ha verter. T and sepa the form hich had dv specific s then shows hile Fig. shows photogra ome variabl ncy and duty these m toolboxes Resu Simulink control test trol model h. Hasan view on nnels used, setting ed to conne iver circuit. LD 8710A Control m als from will be ente must hav rter. Theref nd separat e formation ad dvdt, specificat s then enter shows sche Fig. 10 ws photo variables and duty ese measure boxes in Result a ulink Cont control testing l model. asan on Mo els used, setting al o connect r circuit. LD 8710AI. ntrol mode from the ll be entered st have the r. Therefore separate ormation dvdt, did pecification enter ows schem show hows photogra es such nd duty cy measurem in the Result an k Contr ol testing . Modelli used, time ing also connect the rcuit. Thes 10AI. l modelling m the DO, be entered t ave the a Therefore, eparate vo ation in t, didt an fication o entered schematic shows ex otograph es such as uty cycle, m easuremen in the sult and k Control Mod esting is delling a d, time ng also nee nect the tri These delling usin the DO, e entered to dri e the abili refore, the rate volt in the idt and a ation of ed to po chematic of hows experi graph experi such as vo y cycle, meas rements the sink ult and Dis rol Mod g is veri ng and S time samp need fo the trigger hese con ing using S DO, befo red to driver e ability re, the d e voltage the dri dt and amp n of the p to power matic of the s experimen ph experi h as voltage, le, measu ents and sink ult and Discus Model verify nd Simu samplin need for e trigger o ese connec sing Simu DO, before ver ci bility to i the driver voltage s he driver d amplitud the pow o power c of the dr experimen experimen as voltage, e, measured ts and fi grou and Discuss del Ver erify the imulatio sampling d for Digital rigger outp connection Simulink before enter circuit ty to isola e driver oltage supp driver circui mplitude he power ower device the driver experiment setu eriment setup oltage, curren ed and and figur group Discussion Verificat verify the log lations, V ling and Digital trigger output connection th ulink efore enter circuit. to isolate driver circ supplies driver circuit plitude volt power devi er device the driver cir ent setup ent setup oltage, current ed and captu d figures, group of iscussion Verification the logic ns, Vol. and voltag Digital O utput signa onnection through enter to . solate the driver circuit ies. circuit, trigg voltage devices device gate driver circuit ent setup sche t setup current, R and capture gures, will of Matl ication logic trut ol. 6, N and voltag gital Outp signal Q n through nter to the te the PC circuit u . After cuit, trigge voltage tha evices use ice gate r circuit an schem etup in th rrent, RPM d captured es, will b of Matlab ion ic truth 6, N. 6 voltage Output ignal Q 1 hrough a r to the the PCI uit use . After , trigger age that used gate of cuit and scheme in this t, RPM, aptured. will be Matlab truth of N. 6 ltage utput 1 gh a the PCI e After rigger age that used te of t and eme this RPM, ll be atlab uth of REPRINT Copy and motor value bit val So has Lo opyrigh Fig. 1 This and DO motor and These values Com bit value So it can has been Perso Load right © Fig. 12 This figu and DO. D motor and D These b s as sh ompari it values it can b as been Cont using P Persona Load t © 201 2 the his figure DO. DI are r and DO are hese bit as shown omparison s in th can be been mad Control Mo using Sim PCI 17 card ersonal Co 2013 Pra Fig Fig Fig the resu figure find are r and DO are b bits con s shown i mparison bet in the t n be concl n made ntrol Mod ing Simulin CI 1711 L card nal Comp Gen 3 Praise Fig. 9 Fig. 10 Fig. 1 result o find from repres O are b condi hown in Tab between n the tabl conclud ade cor l Model imulink 711 L Computer DC Generat raise Wo 9. Driv 10. Ex 11. Ex result of this from represent are bit cond condition n in Table between he table show concluded correctly puter DC Generator Worthy Driver a Experim Experim result of this tes from scop represent three it condition tion m in Table I etween bit show d tha correctly rthy Prize Driver and In xperimen xperimen f this testing from scope esent three condition tion must I. bit va show that that the ectly and Prize S.r r and Invert riment setu riment setu is testing scope toll t three Hall ndition of ion must be value ow that th that the ly and PC 87 Dri ze S.r.l. d Inverter c ent setup sc ent setup sc esting in t pe toll bo Hall s ion of trig must be s values that these Simu acco PCLD 8710 A Driver Invert BLDC Moto .l. - All rig erter circu setup schem setup schem in the C oll box Hall senso trigger be simil from hat these val Simulink accordance PCLD 710 AI river and Inverter BLDC Motor All rights r circuit scheme scheme in the CC that co ll sensor triggers similar from the ese values imulink cordance r and rights re CW that conn nsors in t Q1 milar wit the pi e values are cont dance to Sujanarko ts reserv W direct hat connec in the BL Q1-Q6 ar with t the pictu alues are s control ance to step anarko, erved direction connect to in the BLDC Q6. with trigge the picture ues are simila control mod step Hall Senso signa direction. ect to DI he BLDC ith trigger picture and are similar. ol model step six Hall Sensor signal 1904 . to DI LDC rigger and milar. model six bang S 1904 pri Si of in cy du on al do of co co th ng Sri Ka princi Th Simu of th invert On cycle duty on sta alway done of PWM control control Th the si Inte principle Fig. The s Simulonk of this inverter o On st cycle val duty cycl on state always i done deep of PWM control mo control o This s simu Interna nciple. Th Fig. 12 The seco ulonk co this test verter or o Fig. On state cle value. ty cycle i state is wi ays in th ne deeply PWM si ntrol mod ntrol of BL VI.2 This sect simulink Kaloko, M rnation This v 2. Logi e second onk contro is testing er or only Fig. 13. state T value. In ycle is smal is widt s in the h deeply in M signal rol model rol of BLD VI.2. is section ulink co Moh. tional Re This verific Logic of second contro nk control testing. In nly Q4, Logic T on alue. In this cle is small, is width. If in the high eeply in [12]. signals. odel has of BLDC m VI.2. U section presen ulink contro oh. Hasan l Review is verificatio gic of Simu d control ntrol using testing. In this Q4, Q Logic of S of In this ex small, on width. If duty e high state. deeply in [12]. F signals. Abov odel has been DC motor. Using for on presents k control h. Hasan view on erification of Simulin ontrol testing ol using P In this Q4, Q5 and ic of Simu of this his example all, on state h. If duty igh state. [12]. Fig Above as been motor. sing Sim for M presents ntrol model asan on Mo ification imulink co trol testin sing PW this res , Q5 and Q f Simulink of this PWM example, l, on state If duty cycle state. The ]. Figs. Above testin been made otor. Using Simulink for Motor esents the model Modelli has b link contro testing is g PWM. is research 5 and Q6 t ulink con his PWM ample, the state is n ty cycle i ate. These 14 ove testing en made imulink Motor Res the res to ob delling a has been control mo ting is veri WM. Fig research and Q6 that link control PWM is example, the du ate is narr cycle is 10 These veri show testings made corr link Co r Respo he results obtain ng and S s been do trol model ng is verify . Fig. arch onl 6 that use PW ontrol mod M is dep the duty cy is narrow ycle is 100, verifi show os estings sh made correct Contr Respon Tes results of obtain th nd Simu done odel in C verify th 13 only bo hat use PWM. l model us PWM is depen e duty cycl arrow but s 100, o verificati oscill ngs show correctly a ontrol on Test ults of tes the ch imulatio done in in CCW verify the logic show only bottom that use PWM model using P depend on y cycle is but if 00, on state erifications oscillosco show that ectly and ol Model Testing testing the characte lations, V in [8]. W dire y the logic shows th bottom use PWM. using PW epend on cycle is 50 but if it is 00, on state verifications ha oscilloscope how that S ectly and can Model sting testing characte ns, Vol. 8]. direction e logic t shows the res bottom part g PWM d on the cycle is 50. but if it is big, n state beco ons have oscope captu that Sim and can use Model the us aracteristic ol. 6, N rection logic truth ows the result tom part on the dut 50. If the it is big, the tate becom have bee ope captur at Simulink can use the use acteristics 6, N. 6 th of he result part of he duty 0. If the big, the become ve been capture Simulink n use as e use of ristics of N. 6 th of result rt of duty If the , the come been pture ulink e as use of of REPRINT Copyright © 2013 Praise Worthy Prize S.r.l. - All rights reserved International Review on Modelling and Simulations, Vol. 6, N. 6 1905 BLDC motor on duty cycle variation of PWM and frequency. a Tigger signals using PWM from logic circuit b Tigger signals using PWM from driver circuit Figs. 14. PWM signals [12] Duty cycle variation can make by fill DC box of control with number 0 to 5, which denote duty cycle in 0 to 100, while the frequency of PWM can be varied using time determination of sawtooth generator of simulink control model. This testing use BLDC motor that have nominal power 500 W, rotation speed 500 rpm and 48 V power supply voltage. But in this testing the power supply used in 12 V. Fig. 15 shows speed responds in this testing on duty cycle variation, while Figs. 16 and 17 show voltage and current responds. Fig. 15. Speed responds on duty cycle Fig. 16. Voltage responds on duty cycle Fig. 17. Current responds on duty cycle Fig. 18. Speed responds on frequency Fig. 19. Voltage responds on frequency Fig. 20. Current responds on frequency Experiment result of speed responds is not linear as mentioned in 24, because in this equation some of REPRINT Copyright © 2013 Praise Worthy Prize S.r.l. - All rights reserved International Review on Modelling and Simulations, Vol. 6, N. 6 1906 variable considered in ideal condition. But voltage responds is linear as defined in 23. Non linear correlation also happen on current responds. The non linear function occurred if duty cycle in the duty cycle above of 70. These phenomena can be explained using 21, where there is dependency on mechanical properties among speed, load, friction, inertia and electric torque. Usually BLDC motor use PWM frequency above 6 kHz [10], but since the PCI only has the ability to transfer data at 10 kHz, so in this research the highest PWM frequency is 800 Hz. This frequency obtained from trial and error, wherein the frequency able to give a good shape of PWM. The highest PWM frequency has been used in the duty cycle variation as discussed previously. In the following sections present BLDC motor responds in the PWM frequency variation at 60 duty cycle, particularly to obtain the speed responds, voltage and current of motor. Figs. 18 and 19 show speed responds and voltage responds of PWM frequency variations. The responds indicate that there is no influence of the PWM frequency to the motor speed and voltage. While for the current responds as shown in Fig. 20, there are non linear correlations, like occurred on the variation of duty cycle.

VII. Conclusion