W W GHz GHz GHz GHz
48
Third party marks and brands are the property of their respective owners
87 mm 87 mm
2 2
83 mm 83 mm
2 2
Die size Die size
21 W 21 W
24.5 W 24.5 W
Thermal design power Thermal design power
2 MB 2 MB
1 MB 1 MB
L2 cache L2 cache
140 million 140 million
77 million 77 million
Transistors Transistors
2.1 GHz 2.1 GHz
1.7 GHz 1.7 GHz
Frequency Frequency
90 nm 90 nm
Dothan Dothan
130 nm 130 nm
Banias Banias
Pentium Pentium
® ®
M processor M processor
Si l i con Scal i ng Conti nues to Improve Si l i con Scal i ng Conti nues to Improve
Densi ty, Performance, Power, Cost Densi ty, Performance, Power, Cost
Mobi l e CPUs Mobi l e CPUs
The power challenge
Source: Intel
49
Third party marks and brands are the property of their respective owners
Sl eep Transi stors Sl eep Transi stors
Reduce ALU Leakage Reduce ALU Leakage
Scan FIFO
Scan out
Sleep ALU
Body bias Control
37X leakage reduction 37X leakage reduction
demonstrated on test chip demonstrated on test chip
Scan Scan
PMOS PMOS
underdrive underdrive
V V
cc cc
PMOS overdrive PMOS overdrive
V V
ss ss
Virtual Virtual
V V
cc cc
Virtual Virtual
V V
ss ss
Scan Scan
capture capture
control control
Dynamic Dynamic
ALU ALU
32 32
NMOS overdrive NMOS overdrive
V V
cc cc
NMOS NMOS
underdrive underdrive
V V
ss ss
ALU core ALU core
3 3
- -
bit AD bit AD
ALU ALU
Body Body
Bias Bias
PMOS PMOS
Sleep Sleep
Body Body
Bias Bias
V V
ss ss
external external
V V
cc cc
external external
Sleep transistor Sleep transistor
and body bias and body bias
control control
Sleep transistors Sleep transistors
Source: ISSCC 2003, Paper 6.1
The power challenge
50
Third party marks and brands are the property of their respective owners
Advances i n Power Effi ci ent Desi gn Advances i n Power Effi ci ent Desi gn
50 100
150 200
250 300
350
Cache Switch Cache Igate
Cache Ioff Core Switch
Core Igate Core Ioff
IO bias DCAP lkg
Using Using
prior prior
design design
techniques techniques
With new With new
power power
reduction reduction
techniques techniques
From ISSCC 2005 From ISSCC 2005
Paper 10.1 Paper 10.1
“ “
The Implementation of The Implementation of
a 2 a 2
- -
core Multi core Multi
- -
Threaded Threaded
Itanium Itanium
TM TM
Family Family
Processor Processor
” ”
Power Power
W W
The power challenge
51
Third party marks and brands are the property of their respective owners